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ABSTRACT The carrier-based PWMmethod (CBPWM) and the space vector PWMmethod (SVPWM) are
two main modulation methods for diode clamped multilevel converters, and there is a certain relationship
between these two modulation strategies. For general 8 segments SVPWM modulation sequence in the
multilevel inverter, the inherent relationship between these two modulation methods have been researched,
but the relationship between CBPWM and SVPWM in an arbitrary level sequence has not been obtained.
To solve this problem, an in-depth study of the relationship between the multilevel SVPWMmethod and the
CBPWMmethod has been made in this paper. By decomposing the modulation wave, and the SVPWM can
be achieved by multi-modulation waves CBPWM. And the relationship between SVPWM and CBPWM in
N level with an arbitrary number of segments sequence are obtained. Thus, through simple multi-modulation
waves CBPWM strategy, less THD in the spectrum and higher DC voltage utilization switching sequences of
multilevel inverters can be obtained. The simulation and experimental results illustrate that the relationship
between CBPWM and SVPMM is correct.
INDEX TERMS Space vector modulation (SVPWM), decomposing modulation wave, relationship.
I. INTRODUCTION
Multilevel inverters are widely adopted in high-power appli-
cations due to their superior performance compared to
two-level converters, with advantages such as reduced voltage
stress on the power devices, lower harmonics, and lower
instantaneous rate of voltage change (dv/dt) [1]–[3]. The
modulation strategy is one of the most key technology for
multilevel inverters [4]–[8].
Among various modulation strategies for multilevel invert-
ers, space vector pulse width modulation (SVPWM) and
carrier-based pulse width modulation (CBPWM) are two
main PWM methods, SVPWM attracts much attention
because it provides significant flexibility to optimize switch-
ing waveforms, and is suitable for implementation in dig-
ital signal processors, wide linear modulation range, less
The associate editor coordinating the review of this manuscript and
approving it for publication was Zhixiang Zou .
total harmonic distortion (THD) in the spectrum of switch-
ing waveform, and higher DC voltage utilization [9], [10],
what’s more, the redundant switching states can be used
for DC voltage balance control [11]. However, despite its
significant advantages, SVPWM for more than three-level
inverters is still hardly explored, due to the largely increased
number of switching states and modulation sequences that
accompany the higher number of levels [11], [12]. Due to
some drawbacks, however, those schemes are not readily
extended to five or higher-level inverters. If the relationship
between SVPWM and CBPWM can be obtained, it is easy
to achieve the SVPWMwhich has many advantages by using
the CBPWM.
The SPWM modulation method is usually an 8-segment
sequence in each switching period, but for SVPWM, it can
modulate a special sequence that are more than 8 seg-
ments, such as 10, 12 or 14 segments, which is widely
used in the practical PWM modulation process. And these
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more than 8 segments modulation sequences are called spe-
cial SVPWM sequence (SSVM) here. Numerous researchers
have verified that SSVM can optimize output voltage and
current and balance DC power, reduce the THD, control the
neutral point voltage in NPC [13]–[15]. Compared with the
conventional 8 segments SVPWM sequence, the SSVM is
complex and has high switching loss [15].
To achieve the relationship between SVPWM and
CBPWM, there have been many pieces of research before.
References [16]–[20] studied the equivalent relationship
between CBPWM and SVPWM for a three-phase two-
level inverter and realized the equivalent SVPWM switching
sequence output by injecting a zero-sequence component
into the modulated wave of CBPWM. Also, the expres-
sion of the zero-sequence component is derived in the
above researches. However, the above reference only studied
the two-level 8-segment sequence and did not study the
three-level and higher-level inverters. Reference [21]–[24]
research the relationship between SVPWM of 8-segment
modulation sequence and CBPWM in three-phase three-
level NPC inverter. By injecting a zero-sequence voltage
vector into each phase modulation wave under CBPWM,
the equivalent relationship is achieved, and the three-level
8-segment modulation sequence is derived. But this method
is limited to 8-segment modulation that means the output
level of each phase can only be two levels. And for three-
level NPC inverter with more than 8-segment switching
sequence has not been realized. Reference [25] achieves the
relationship between SVPWM of 8 modulation sequence
and CBPWM in three-phase five-level NPC inverter. It just
researched the 8-segment SVPWM modulation sequences,
but the output modulation sequence of SVPWM can be
more than 8 segments in diode clamped multilevel inverters,
so the studies of the relationship between the CBPWM and
SVPWM is incomplete and needs to be improved. Refer-
ence [25] proposed a new method with the zero-sequence
component injected, which verified the equivalent relation-
ship between SVPWM and CBPWM. However, it only
studies three-level converters with less than 14-segment
switching sequence and does not study higher-level out-
put converters. All in all, the previous researches focus on
special level inverters, the relationship between CBPWM
and SVPWM in an arbitrary level sequence has not been
obtained.
This paper comprehensively analyzes the relationship
between CBPWM and SVPWM in N level with an arbitrary
number of segments sequence. It decomposes the modulation
waves of each phase into (n − 1) sub-modulation waves,
the SVPWM can be achieved by multi-modulation waves
CBPWM. Thus, through simple multi-modulation waves
CBPWM strategy, less THD in the spectrum and higher DC
voltage utilization switching sequences can be achieved and
lower THD improves the performance of the high-precision
power electronics equipment that widely used in the field
of medical Magnetic Resonance Imaging and semiconductor
lithography [27]–[29]. Moreover, for three-level or higher
FIGURE 1. The main circuit of diode clamped N-level inverter.
inverters with a large number of switching states and modula-
tion sequences, the multi-modulated wave CBPWM strategy
can simplify analysis and calculation and is more suitable
for the wide application of multi-level converters. The rest
of this paper is structured as follows. Section II describes
the principle of the SVPWM scheme in detail, including
locating the reference vector, calculating the duty cycles, and
generating the modulation sequences; Section III presents
the strategy of decomposing the modulation wave, and
some examples of getting the relationship between CBPWM
and SVPWM of different segments sequence is shown in
five-level converters. Finally, experimental waveforms are
described in section IV, and the conclusions are given in
Section V.
II. SVPWM FOR MULTILEVEL INVERTER
A. THE N-LEVEL INVERTER STRUCTURE
The structure of the three phases N -level neutral-point-
clamped (NPC) voltage source inverter (VSI) is shown in
Fig. 1, DC-link need (n − 1) capacitors, the main circuit
needs 3 × 2(n − 2) clamped diodes and 3 × 2(n − 1) power
switches. Here defining the n voltage states are 0, 1, 2, . . . ,
(n − 1), taking the phase A as an example, it has 2(n − 1)
power switches which are expressed by Sa1, Sa2, . . . , Sa(n−2),
Sa(n−1) and S ′a1, S
′




a(n−1) as shown in Fig. 1,
the on-off states of switches Sa1, Sa2, . . . , Sa(n−2), Sa(n−1)
and S ′a1, S
′




a(n−1) are opposite all the time,
if Sa1, Sa2, . . . , Sa(n−2), Sa(n−1) turn off, S ′a1, S
′
a2, . . . , S
′
a(n−2),
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TABLE 1. On-off state of each switch for each voltage state in diode
clamped n-level inverter.
FIGURE 2. Space vector diagram of diode clamped N-level inverter.
S ′a(n−1) must turn on, in this case, the voltage states of phase
A Sa = (n − 1), similarly, the other voltage states can
be obtained, if ‘0’ represent the switch turn off, and ‘1’
means switch turn on, the on-off state of each switch for
each voltage state shown in table 1. Phase B and phase C
are similar to phase A. Since each phase has n voltage states,
three phases totally have n3 switching states. As shown in
Fig. 2, in n-level space vector diagram, three-phase n-level
inverter totally have 6(n − 1)2(n = 3, 5, 7. . . ) small triangle
sections, all the n3 switching states distribute at the position
of [3n(n−1)−1] space voltage vectors, so many space vectors
have some redundant switching states. For example, the zero-
vector located in the center of space vector diagram has n
switching states that are (000), (111), (222), . . . , [(n−1) (n−1)
(n− 1)].
B. THE IMPLEMENTATION OF SVPWM FOR N-LEVEL
INVERTER
Generally, For n-level inverter shown in Fig. 1, the output





(uAN + uBN ej2π/3 + uCN e−j2π/3) (1)
It can be established that uAN = (Sa−(n−1)/2)Udc/(n−1),
uBN = (Sb − (n − 1)/2)Udc/(n − 1), uCN = (Sc − (n −
1)/2)Udc/(n−1). Sa, Sb, Sc represent the voltage states output
FIGURE 3. Space vector diagram of the district I in N-level inverter.
by three phases respectively, defining the modulation ratio of









where | EV | is the amplitude of reference voltage vector EV , and
2Udc/3 is the magnitude of six large vectors S((n − 1) 0 0),
S(0 (n− 1) 0), S(0 0 (n− 1)), S((n− 1) (n− 1) 0), S((n− 1)
0 (n− 1)), S(0 (n− 1) (n− 1)).
As shown in Fig. 2, the space vector diagram can be
divided into 6 big triangle districts, and each big triangle
district can be re-divided to (n − 1)2 small triangle sec-
tions, taking the innermost small triangle of the district I
(0◦−60◦) as an example as shown in Fig. 3, if the space
vector uref of the reference voltage is located in triangle D1,
it is synthesized by using one zero voltage vectors V0and
two small voltage vectors V1, V2 according to the following
equations:{
uref = V0 · T0 + V1 · T1 + V2 · T2
T0 + T1 + T2 = TS
(3)
where T0, T1, and T2 are the duration of V0, V1, and V2
within one switching period respectively. TS is the switching
period. As it can be seen from the space vector diagram,
zero voltage vector V0 contains n switching states, and each
small voltage vectors V1, V2 contain (n − 1) switching
states, so the output modulation sequence is not unique,
if all the switching states are been used, then the longest
2×(3n − 2) segments sequence in one switching cycle can
be expressed as (0 0 0)→(1 0 0)→(1 1 0)→(1 1 1)→(2 1
1) →. . .→[(n − 1) (n − 1) (n − 1)]→. . .→(2 1 1)→(1 1
1)→(1 1 0)→→(1 0 0)→(0 0 0). In practice, it can output
any sequence which is less than 2×(3n − 2) segments as
needed.
Actually, the CBPWM method usually is an 8 segments
modulation sequence in each switching cycle, the voltage
104920 VOLUME 8, 2020
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FIGURE 4. Relationship between 8 segments SVPWM sequence and
CBPWM.
states of each phase just change once and only has two voltage
states, so CBPWM is just one special situation of SVPWM.
III. RELATIONSHIP BETWEEN CBPWM AND SVPWM
A. THE RELATIONSHIP FOR 8 SEGMENTS MODULATION
SEQUENCE
For general carrier-based modulation, in each switching
cycle, there is a corresponding SVPWM sequence, it is usu-
ally an 8-segment sequence as shown in Fig. 4, the two
modulation strategies can be unified by zero sequence, tak-
ing the n = 5 as an example, in the district I of the
space vector diagram, T0, T1 and T2 are the duty cycle of
synthesized voltage vectors V0, V1 and V2, Ua, Ub and
Ucare the original three-phase voltage sine modulation waves
before injecting the zero sequence component, and Ua >




c are the three-phase modulation
waves after injecting the zero sequence component, Uab, Ubc
and Uca are the line-to-line voltage of original modulation
waves which keep unchanged by injecting any zero sequence
components to each phase voltage Ua, Ub and Uc, Uz is
the zero sequence component, Vt1, Vt2, Vt3, Vt4 are the
triangle waves, Udc is the DC voltage, K is the duty cycle
allocated coefficient of synthesized voltage vectorsV0 which
ranges between [0,1], so the duty cycle of each switching




T02 = (1− K )T0
(4)
According to the principle of voltage-seconds balance











In one switching cycle, T1 + T2 + T0 = Ts, the duty cycle












Form Fig. 4, the value of each modulation wave in three

















By substituting (6) into (7), finally, the zero-sequence com-
ponent can be obtained as follows:
U∗a = Ua + Uz
U∗b = Ub + Uz
U∗c = Uc + Uz




So, this zero-sequence component Uz connects those two
kinds of modulation methods. In the other district, suppos-
ing Umax , Umid , Umin are the maximum, median, minimum
value of the original three-phase modulation waves. Then
we can get the zero-sequence component in any district as
follows:




B. THEORY OF MODULATION WAVE DECOMPOSITION
For the conventional CBPWM, after comparing with the
triangle carrier wave, each modulation wave can only out-
put two voltage states in one switching cycle and the
modulation wave is usually an 8 segments sequence, but
for the longest complex SVPWM modulation sequence
as mentioned above, each phase contains n voltage states
which cannot be achieved by the conventional CBPWM. So,
it cannot output any modulation sequence which is more
than 8 by using the conventional modulation method in
reference [29].
To solve the problem mentioned above, a modified
CBPWM modulation method that decomposes the mod-
ulation wave is proposed in this part. It can generate
more than two voltage states in one switching cycle.
Here decomposing each modulation wave into (n − 1)
VOLUME 8, 2020 104921
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FIGURE 5. Decomposing of modulation wave and the combined pulse.
sub-modulation waves, then summing the output volt-
age states of each sub-modulation wave by CBPWM,
each phase can get n voltage states in each switching
cycle.
As shown in Fig. 5, the initial value of modulation wave
in phase A is U∗a , when n = 5, the decomposed four







sub-modulation wave just output two voltage states 0 or 1,







t4, if the sub-modulation waves are
bigger than triangle wave, the output voltage state is 1,
otherwise, the output voltage states is 0, actually, the sum
value of those four sub-modulation waves is equal to the
value of original modulation wave U∗a . From another point
of view, in Fig. 5, the area of conventional CBPWM in
one switching cycle is equal to modified CBPWM which
decomposing the modulation waves, i.e. Sa = Sa1 −
2Sa2, so the proposed method has the equivalent effect
with the conventional CBPWM. By comparing with triangle
carrier wave, four sub-modulation waves can output sin-
gle phase sequence (0→0→0→0→1→1→0→0→0→0),
(0→0→0→1→1→1→ 1→0→0→0), (0→0→1→1→1→
1→1→1→0→0) and (0→1→1→1→1→1→1→1→
1→0) respectively, then summing the value of those
output voltage states, the five-level SVPWM sequence
(0→1→2→3→4→4→3→2→2→0) can be obtained,
though the strategy of decomposing the modulation waves,
it can output 0, 1, 2, 3 and 4 five voltage states in one
switching states. This cannot be achieved by conventional
CBPWM.
C. THE RELATIONSHIP BETWEEN TWO MODULATION
STRATEGIES
To obtain the relationship between CBPWM and SVPWM,
taking the above-decomposed method, here the sum of all
those four sub-modulation waves in one fundamental cycle
is equal to the sine modulation wave which is injected the
zero-sequence component in each phase. Here taking the
n = 5 as an example, if the reference voltage located in
the innermost triangle D1, K01, K02, K03, K04, K11, K12,
FIGURE 6. Relationship between 26 segments SVPWM sequence and
CBPWM.
K13, K21, K22, K23 are duty cycle allocated coefficient of
three synthesized voltage vectors V0, V1 and V2 respec-
tively which range between [0,1], in Fig. 6, each origi-




c is decomposed to four
sub-modulation waves, after comparing with the four triangle
carrier waves, it can output five voltage states in one switch-
ing cycle. Thus, using the conventional CBPWM method to
modulate those decomposed sub-modulation waves, the same
SVPWM modulation sequence can be achieved. Next, it will
give the detailed process to obtain the zero sequence which
connects the two modulation methods, i.e., CBPWM and
SVPWM.
According to Fig. 6, using the voltage-second balance
principle, the following relationship can be obtained:











In one switching cycle, T1 + T2 + T0 = Ts, the duty cycle












According to the geometric principle of similarity trian-
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U∗x4(x =a, b, c) as follows:
U∗a1 = {[(1− K01 − K02 − K03 − K04)T0
+ (1− K11 − K12 − K13)T1]/Ts
+








U∗a2 = [(1− K01 − K02 − K03 − K04)T0 + K04T0
+ (1− K11 − K12 − K13)T1]/Ts
+























U∗b1 = [(1− K01 − K02 − K03 − K04)T0 + (1







(1− K01 − K02 − K03 − K04)T0 + K04T0
Ts































(1− K01 − K02 − K03 − K04)T0 + K04T0
Ts
+ [(1− K11 − K12 − K13)T1 + (1− K21 − K22
−K23)T2]/Ts}Udc/4
U∗c3 = (K01T0 + K11T1 + K21T2 + K02T0 + K12T1
+K22T2)/Ts(−Udc/4)
U∗c4 =









Then substituting equation (9) into (10), (11), (12), the
value of sub-modulation waves can be obtained as follows:
U∗a1 = (K01 + K02 + K03 + K04 − K11 − K12 − K13)
×Ua + (K11 + K12 + K13 − K21 − K22 − K23)
×Ub + (K21 + K22 + K23 − K01 − K02 − K03
−K04)× Uc + (2− K01 − K02 − K03 − K04)× Udc/4
U∗a2 = (K01 + K02 + K03 − K11 − K12)× Ua + (K11
+K12 − K21 − K22)× Ub + (K21 + K22 − K01
−K02 − K03)× Uc + (1− K01 − K02 − K03)× Udc/4
U∗a3 = (K01 + K02 − K11)× Ua + (K11 − K21)× Ub
+ (K21 − K01 − K02)× Uc − (K01 + K02)× Udc/4
U∗a4 = K01 × Ua − K01 × Uc − (1+ K01)× Udc/4
(15)

U∗b1 = (−1+ K01 + K02 + K03 + K04)× Ua
+ (1− K21 − K22 − K23)× Ub + (K21 + K22
+K23 − K01 − K02 − K03 − K04)× Uc
+ (2− K01 − K02 − K03 − K04)× Udc/4
U∗b2 = (K01 + K02 + K03 − K11 − K12 − K13)
×Ua + (K11 + K12 + K13 − K21 − K22)× Ub
+ (K21 + K22 − K01 − K02 − K03)× Uc
+ (1− K01 − K02 − K03)× Udc/4
U∗b3 = (K01 + K02 − K11 − K12)× Va + (K11
+K12 − K21)× Ub + (K21 − K01 − K02)
×Uc − (K01 + K02)× Udc/4
U∗b4 = (K01 − K11)× Ua + K11 × Ub − K01Uc
− (1+ K01)× Udc/4
(16)

U∗c1 = (−1+ K01 + K02 + K03 + K04)× Ua
+ (1− K01 − K02 − K03 − K04)× Uc + (2
−K01 − K02 − K03 − K04)× Udc/4
U∗c2 = (K01 + K02 + K03 − K11 − K12 − K13)
×Ua + (K11 + K12 + K13 − K21 − K22 − K23)
×Ub + (K21 + K22 + K23 − K01 − K02 − K03)
×Uc + (1− K01 − K02 − K03)× Udc/4
U∗c3 = (K01 + K02 − K11 − K12)× Ua + (K11
+K12 − K21 − K22)× Ub + (K21 + K22
−K01 − K02)× Uc − (K01 + K02)× Udc/4
U∗c4 = (K01 − K11)× Ua + (K11 − K21)× Ub
+ (K21 − K01)× Uc − (1+ K01)× Udc/4
(17)









b, c), finally, the zero-sequence component can be obtained
as follows:
U∗a = Ua + Uz
U∗b = Ub + Uz
U∗c = Uc + Uz
Uz = (4K01 + 3K02 + 2K03 + K04 − 3K11
− 2K12 − K13 − 1)× Ua + (3K11 + 2K12
+K13 − 3K21 − 2K22 − K23)× Ub + (3K21
+ 2K22 + K23 − 4K01 − 3K02 − 2K03 − K04)
×Uc + (2− 4K01 − 3K02 − 2K03 − K04)× Udc/4
(18)
According to the above analysis, after comparing with the
four triangle carrier waves, the four sub-modulation waves of






x4(x =a, b, c) can output
five voltage states in one switching cycle, in this case, three
phases can output 26-segment SVPWMmodulation sequence,
so modulating the four sub-modulation waves by CBPWM
which is equivalent to inject the zero sequence component
in equation (16) to the three original sine modulation waves,
it can get the same effect as 26 segments modulation sequence
output by SVPWM. This is the longest modulation sequence
in a five-level inverter since each phase outputs five volt-
age levels, and if the voltage reference vector located in
VOLUME 8, 2020 104923
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the outermost side in the space vector diagram, it can only
output 8 or less than 8 segments modulation sequence. Any
other modulation sequences between 8 and 26 segments,
the three modulation waves are not completely decomposed,
it means each phase output less than five voltage level, for
example, if each phase just has four voltage states, the out-
put SVPWM modulation sequence are 20 segments if each
phase has three voltage states, the output SVPWM sequence
are 14 segments. So, the other situations can be considered
as the special case for the longest 26-segment modulation
sequence of SVPWM, it means some of the modulation waves
are not completely decomposed to four sub-modulation
waves. Similarly, the zero-sequence component can also be
got.
If each phase just outputs 4 switching states, that
means each modulation wave only decomposed to three
sub-modulation waves, and the other one sub-modulation
wave never intersects with the triangle waves, here setting
the value of this sub-modulation wave U∗x1 = Udc/4(x =a,
b, c). Then the output modulation sequence can be arranged
as (000)→(100)→(110)→(111)→(211)→(221)→(222)→
(322) →(332)→(333) →(333) →(332) →(322) →(222)
→(221)→(211)→(111)→(110)→(100)→(000), which
is 20 segments SVPWM sequence. The sub-modulation
waves as shown in Fig. 7.
FIGURE 7. Relationship between 20 segments SVPWM sequence and
CBPWM.
Similarly, the injected zero sequence component is:

U∗a = Ua + Uz
U∗b = Ub + Uz
U∗c = Uc + Uz
Uz = (3K01 + 2K02 + K03 − 2K11 − K12 − 1)
×Ua + (2K11 + K12 − 2K21 − K22)× Ub
+ (2K21 + K22 − 3K01 − 2K02 − K03)
×Uc + (1− 3K01 − 2K02 − K03)× Udc/4
(19)





U∗x4 (x =a, b, c) can be obtained as follows:
U∗a1 = Udc/4
U∗a2 = (K01 + K02 + K03 − K11 − K12)× Ua
+ (K11 + K12 − K21 − K22)× Ub + (K21
+K22 − K01 − K02 − K03)× Uc + (1
−K01 − K02 − K03)× Udc/4
U∗a3 = (K01 + K02 − K11)× Ua + (K11 − K21)
×Ub + (K21 − K01 − K02)× Uc − (K01
+K02)× Udc/4




U∗b2 = (K01 + K02 + K03 − 1)× Ua + (1− K21
−K22)× Ub + (K21 + K22 − K01 − K02
−K03)× Uc + (1− K01 − K02 − K03)× Udc/4
U∗b3 = (K01 + K02 − K11 − K12)× Ua + (K11
+K12 − K21)× Ub + (K21 − K01 − K02)
×Uc − (K01 + K02)× Udc/4
U∗b4 = (K01 − K11)× Ua + K11 × Ub




U∗c2 = (K01 + K02 + K03 − 1)× Ua
+ (1− K01 − K02 − K03)× Uc + (1− K01
−K02 − K03)× Udc/4
U∗c3 = (K01 + K02 − K11 − K12)× Ua + (K11
+K12 − K21 − K22)× Ub + (K21 + K22
−K01 − K02)× Uc − (K01 + K02)× Udc/4
U∗c4 = (K01 − K11)× Ua + (K11 − K21)× Ub
+ (K21 − K01)× Uc − (1+ K01)× Udc/4
(22)
Similarly, if each phase just decomposed to two sub-
modulation waves, each phase only output three-voltage
states, the output modulation sequence is 14 segments, and
the zero-sequence component is:
U∗a = Ua + Uz
U∗b = Ub + Uz






As can be seen from above, the zero-sequence com-
ponent equation format of 14-segment sequence and 20-
segment sequence is similar to 26 segments, actually, any
segments sequence between 8−26 segments are the special
case of 26 segments sequence.
For the n-level inverter, each phase can output n voltage
states, in the innermost modulation triangles D1 in Fig. 2,
zero voltage vector V0 have (n − 1) switching states, V1
and V2 each have (n − 2) switching states, it can output
104924 VOLUME 8, 2020
Y. He et al.: Equivalent Space Vector Output of Diode Clamped Multilevel Inverters
TABLE 2. Output current and voltage of three-phase 5-level
diode-clamped NPC.
(6n − 4) SVPWM segments sequence ultimately, by the
same way, each modulation wave is decomposed to (n − 1)
sub-modulation waves, then the zero-sequence component
can be obtained as follows:
U∗a = Ua + Uz
U∗b = Ub + Uz
U∗c = Uc + Uz
Uz = ((n− 1)K01 + (n− 2)K02 + · · · + 2K0(n−2)
+K0(n−1) − (n− 2)K11 − (n− 3)K12 − · · ·
−2K1(n−3) − K1(n−2) − 1)× Umax + ((n− 2)K11
+ (n−3)K12+· · ·+2K1(n−3)+K1(n−2)−(n−2)K21
− (n− 3)K22 − · · · − 2K2(n−3) − K2(n−2))
×Umid + ((n− 2)K21 + (n− 3)K22 + · · ·
+ 2K2(n−3) + K2(n−2) − (n− 1)K01 − (n− 2)K02
− · · · −2K0(n−2) − K0(n−1))× Umin
+ ((n− 1)/2− (n− 1)K01 − (n− 2)K02




The (n − 1) sub-modulation waves can be obtained as
follows:
U∗max 1 = (K01 + K02 + · · · + K0(n−1) − K11
−K12 − · · · − K1(n−2))× Umax
+ (K11 + K12 + · · · + K1(n−2) − K21
−K22 − · · · − K2(n−2))× Umid
+ (K21 + K22 + · · · + K2(n−2) − K01
−K02 − · · · − K0(n−1))× Umin
+ ((n− 1)/2− K01 − K02 − · · · − K0(n−1))
×Udc/(n− 1) · · · · · ·
U∗max i = (K01 + K02 + · · · + K0(n−i) − K11
−K12 − · · · − K1(n−i−1))× Umax
+(K11 + K12 + · · · + K1(n−i−1) − K21
−K22 − · · · − K2(n−i−1))× Umid
+(K21 + K22 + · · · + K2(n−i−1) − K01
−K02 − · · · − K0(n−i))× Umin
+((n− 2i+ 1)/2− K01 − K02 − · · · − K0(n−i))
×Udc/(n− 1) · · · · · ·
U∗max(n−1) = K01 × Umax − K01 × Umin
+ (−(n− 3)/2− K01)× Udc/(n− 1)
(25)

V ∗min 1 = (K01 + K02 + · · · + K0(n−1) − 1)× Umax
+ (1− K01 − K02 − · · · − K0(n−1))× Umin
+ ((n− 1)/2− K01 − K02 − · · · − K0(n−1))
×Udc/(n− 1) · · · · · ·
V ∗min i = (K01 + K02 + · · · + K0(n−i) − K11
−K12 − · · · − K1(n−i))× Umax
+(K11 + K12 + · · · + K1(n−i) − K21
−K22 − · · · − K2(n−i))× Umid
+(K21 + K22 + · · · + K2(n−i) − K01
−K02 − · · · − K0(n−i))× Umin
+ ((n− 2i+ 1)/2− K01 − K02 − · · · − K0(n−i))
×Udc/(n− 1) · · · · · ·
V ∗min(n−1) = (K01 − K11)× Umax + (K11 − K21)
×Umid + (K21 − K01)× Umin
+ (−(n− 3)/2− K01)× Udc/(n− 1)
(26)

V ∗mid1 = (K01 + K02 + · · · + K0(n−1) − 1)× Umax
+(1− K11 − K12 − · · · − K1(n−2))× Umid
+(K21 + K22 + · · · + K2(n−2) − K01
−K02 − · · · − K0(n−1))× Umin
+((n− 1)/2− K01 − K02 − · · · − K0(n−1))
×Udc/(n− 1) · · · · · ·
V ∗midi = (K01 + K02 + · · · + K0(n−i) − K11
−K12 − · · · − K1(n−i−1))× Umax
+(K11 + K12 + · · · + K1(n−i) − K21
−K22 − · · · − K2(n−i−1))× Umid
+(K21 + K22 + · · · + K2(n−i−1) − K01
−K02 − · · · − K0(n−i))× Umin
+((n− 2i+ 1)/2− K01 − K02 − · · · − K0(n−i))
×Udc/(n− 1) · · · · · ·
V ∗mid(n−1) = (K01 − K11)× Umax
+K11 × Umid − K01 × Umin
+ (−(n− 3)/2− K01)× Udc/(n− 1)
(27)
where the K01, K02 . . .K0(n−1) refer to (n − 1) duty
cycle allocated coefficient of zero voltage, K11, K12, . . . ,
K1(n−2) and K21, K21, . . . , K2(n−2) are the duty cycle allocated
coefficient of two small voltage vectors, Umax , Umid , Umin
mean the maximum, median, minimum value of the original
three-phase modulation waves. Any modulation sequence
between 8 and (6n − 4) can treat similarly as the five-level
inverter mentioned above, some modulation waves are not
completely decomposed, then the zero-sequence component
can be deduced, so the zero-sequence component realizes the
unification between CBPWM and any level any SVPWM
segments sequence. It completes the relationship between
SVPWM and CBPWM.
IV. SIMULATION COMPARISON AND ANALYSIS
Based on the previous theoretical analysis, we set up a
simulation model on MATLAB/SIMULINK to verify the
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FIGURE 8. Simulation model.
FIGURE 9. m=0.2, Output waveforms for 8 segments modulation
sequence.
equivalence between CBPWM and SVPWM, as shown in
Fig.8. There are three control models in the simulation that
are SVPWM, CBPWM+UZ , and CBPWM. The equivalent
FIGURE 10. m=0.2, Output waveforms for 20 segments modulation
sequence.
relationship mainly verified by the output switching sequence
of CBPWM and SVPWM, i.e., if they output the same
switching sequence that means they are equivalent. So, for
the control system of the three-phase n-level diode-clamped
NPC, the open-loop control is enough. Here, taking the
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FIGURE 11. m=0.2, Output waveforms for 26 segments modulation
sequence.
FIGURE 12. m=0.2, Modulation waveforms of CBPWM and 26 segments
CBPWM+UZ .
three-phase 5-level diode-clamped NPC as an example, tak-
ing n = 5, the modulation ratio m = 2Vr /Udc (Vr represents
the command voltage, Udc represents the DC side voltage),
assuming that all the redundant switching states have the
same working time, for example, if the SVPWM modulation
sequence is 26 segments as shown in Fig 6, the switching
states 000, 111, 222, 333 and 444 with the working time
K01T0, K02T0, K03T0, K04T0 and (1-K01-K02-K03-K04)T0 are
the same, so, K01 = K02 = K03 = K04 = 0.2, similarly,
K11 = K12 = K13 = 0.25, K21 = K22 = K23 = 0.25;
FIGURE 13. m=1, Output waveforms for 8 segments and 10 segments
modulation sequence.
if the SVPWM modulation sequence is 20 segments, K01 =
K02 = K03 = 0.25, K11 = K12 = 1/3, K21 = K22 = 1/3;
if the modulation sequence is only 8 segments, there is only
one duty cycle allocated coefficient K = 0.5. The longest
and difficult 26-segment switching sequence is realized, the
switching sequences from 8-segment to 26-segment can also
be realized. The switching frequency is 10kHz and the stan-
dard modulation wave frequency is 50Hz. The resistance and
inductance of the load with the star connection are 1.771
and 30mL respectively. And the DC side voltage is 700V.
Fig 9, 10, 11 shows m=0.2, the Output waveforms
for 8-segment, 20-segment, and 26-segment modulation
sequences, respectively. In Fig.9, to output 8 segments mod-
ulation sequence, only one of the four sub-modulated waves
needs to inject the zero-sequence component, and the other
three modulated waves keep constant that means the same
states can be output when compared with the carrier. Simi-
larly, when output 20-segment modulation sequence, there is
a sub-modulated wave that keeps constant, and when output
26-segment modulation sequence, there is no sub-modulated
wave that keeps constant. The final output on-off switch-
ing states show that the same output switching sequences
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FIGURE 14. m=1, output line-line current and line-line voltage of
three-phase 5-level diode-clamped NPC.
FIGURE 15. Output waveforms for 8 segments SVPWM modulation
sequence under CBPWM+Uz strategy.
as SVPWM can be realized by injecting the zero-sequence
component into the modulation waves under CBPWM mod-
ulation.
The output line-line current and voltage of three-phase
5-level diode-clamped NPC between CBPWM+UZ and
FIGURE 16. Output waveforms for 26 segments SVPWM modulation
sequence under CBPWM+Uz strategy.
CBPWM are shown in Table 2. It can be seen that the THD
of output current and voltage of CBPWM+UZ is better than
CBPWM. And the more segments of switching sequence
is, the better output current and voltage are. The ideal out-
put line-line voltage and current values are 121.2436V and
7.2995A respectively. Also, the voltage of CBPWM+UZ is
closer to the ideal value than CBPWM that means the former
has better tracking performance. And the more segments of
switching sequence is, the better tracking performance is.
Fig.12 shows the modulation waves of CBPWM
and 26 segments CBPWM+UZ, with the same com-
mand voltage, the amplitude of the modulated wave of
CBPWM+UZ decreases to 0.866 of the commanded voltage
after injecting the zero sequence component, while the ampli-
tude of the modulated wave of CBPWM remains unchanged,
which means that through CBPWM+UZ, the diode clamped
multilevel inverter can output higher line-line voltage.
Fig 13 shows m = 1, the Output waveforms for 8-segment
and 10-segment modulation sequences. In Fig.13 (a), Ua
and UZ represent the zero-sequence voltage and command
voltage respectively, Ua∗ represents the modulation wave
with zero-sequence component injected. It can be seen that
after zero-sequence component injected, the amplitude of
the modulated wave decreases to 0.866 of the commanded
voltage which is similar to Fig.12. Also, Fig.13 (a) (b) show
that the same output switching sequences as SVPWM can
be realized by injecting the zero-sequence component into
the modulation waves under CBPWM modulation. In Fig.3,
set n = 5, when m = 1, reference voltage rotates through
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FIGURE 17. Output waveforms for 20 segments SVPWM modulation
sequence under CBPWM+Uz strategy.
FIGURE 18. Switching state of phase A Sa2 by three different modulation
strategies.
sector D55, D56, D57, D74 and D75, so in sector D55, the
reference can be composed by voltage vectors V19, V31, V43.
FIGURE 19. The waveform of phase A under CBPWM strategy.
and three vectors totally have 5 switching states, considering
the symmetry of the modulation sequence, a 10-segment
modulation sequence can be formed. Similarly, in sectorD74,
a 8-segment modulation sequence can be formed and other
sectors’ analysis are the same. Fig.14 shows the output line-
line current and line-line voltage of three-phase 5-level diode-
clamped NPC under m = 1, similar to m = 0.2, SVPWM
and CBPWM+UZ have the same output line-line current and
line-line voltage, and both of them are better than CBPWM.
V. EXPERIMENTAL RESULTS
Theoretic analysis results are necessary to further verify by
the actual circuits. The main controller of the experiment
platform uses DSP and FPGA. DSP is TMS320F28335 of
TI Company, which is dedicated to realizing the control
algorithm of the entire system. FPGA is the Cyclone II series
EP2C35F484C8 of Altera Company, which mainly generates
the PWM gating signals and the other achieves communica-
tions and protections [30].
To verify the relationship between SVPWM and CBPWM
proposed in this paper, taking n = 5, injecting the
zero-sequence component to original sine modulation waves,
the modulation ratiom = 0.2, when the SVPWMmodulation
sequence is longest 26 segments, the four sub-modulation
waves can be calculated. All the redundant switching states
are assumed to share equivalent interval time. So, K01 =
K02 = K03 = K04 = 0.2, K11 = K12 = K13 = 0.25,
K21 = K22 = K23 = 0.25, if the SVPWM modulation
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FIGURE 20. The waveform of phase A under SVPWM strategy.
sequence is 20 segments, K01 = K02 = K03 = 0.25,
K11 = K12 = 1/3, K21 = K22 = 1/3, if the modulation
sequence is only 8 segments, there is only one duty cycle
allocated coefficient K = 0.5. The switching frequency
is 2.5kHz and the standard modulation wave frequency
is 50Hz.
Fig.15 (a) and Fig.15 (b) show the modulation waveforms
of phase A by CBPWM+Uz which is corresponding to 8 seg-
ments sequence of SVPWM. Fig.15 (a) shows the original
modulation waveform of phase A, the zero-sequence com-
ponent, and the modulation wave of phase A after injected
zero-sequence component. Fig.15 (b) shows the three-phase
modulation waves after injecting the zero-sequence compo-
nent. Fig. 16 (a) and Fig. 16 (b) show the output wave-
forms for 26 segments SVPWM modulation sequence under
the CBPWM+Uz strategy, Fig. 16 (b) shows the four
sub-modulation waves of phase A. Fig. 17 shows the output
waveforms for 20 segments SVPWM modulation sequence
under CBPWM+Uz strategy, in this situation, the value of the
first sub-modulation wave equals to Udc/4.
Fig. 18 shows the on-off state of switching state Sa1
in phase A by three different modulation strategies, i.e.
SVPWM, CBPWM with zero-sequence component injected
CBPWM+Uz, and CBPWM without zero-sequence compo-
nent injected. It can be seen that the on-off state of Switching
state Sa2 between the SVPWM and CBPWM+Uz is totally
the same, but totally different from CBPWM.
FIGURE 21. The waveform of phase A under CBPWM+UZ strategy.
Fig.19, Fig.20 and Fig.21 shows the on-off state of switch-
ing states Sa1, Sa2, Sa3, Sa4, and output voltage state Sa
of phase A under three different modulation strategies, i.e.
CBPWM, SVPWM, andCBPWM+Uz. It can be seen that the
output switching sequences of SVPWM and CBPWM+Uz
are almost the same and both of them can output five levels
in each 400µs switching cycle. However, the CBPWM can
only output two levels in each 400µs switching cycle that
is different from the output of SVPWM and CBPWM+Uz.
In one word, by using the multi-modulation waves with a
zero-sequence component injected to modulate, the CBPWM
can output the same switching sequence as SVPWM that
verifies the equivalent relationship between SVPWM and
CBPWM proposed in this paper.
VI. CONCLUSION
This paper comprehensively analyzes the relationship
between SVPWM and CBPWM in n level NPC inverter.
For general 8 segments SVPWMmodulation sequence in the
multilevel inverter, the relationship between two modulation
methods have been many researched, but for much longer
SVPWMmodulation sequences more than 8 segments, it has
not been researched before, and it cannot be achieved by
the conventional analytic technique of CBPWM modulation
method. In addition, the previous researches focus on spe-
cific level inverters, the relationship between CBPWM and
SVPWM in an arbitrary level sequence has not been obtained.
In this paper, by the strategy of decomposing the modulation
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waves, The SVPWM in N level with an arbitrary number of
segments sequence can be obtained by the multi-modulation
wave CBPWMmethod. At last, the experiment results verify
the correctness and validity of the method.
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